Abstract -This paper describes the features and usage of a CAD tool that assists ASIC designers in the generation of design-verification vectors. The designer describes the ASIC interfaces as well as the desired operations to be performed in an assembly language format from which the CAD tool generates the actual input stimulus and timing relationships for the design-verification simulation.
Introduction
Typically an Application Specific Integrated Circuit (ASIC) designer must generate the input stimulus for design-verification of the ASIC via logic and/or timing simulation. The input stimulus generally takes the form of binary and/or hexadecimal patterns generated by the designer using a text editor or as waveforms via a waveform editor. Either of these two methods can be time consuming and error prone, making modifications to the input stimuli difficult during the important process of design-verification. In order to maximize the effectiveness of the time that a designer spends on the actual verification of the ASIC design, a tool (CADV -Computer-Aided DesignVerification) was developed to assist in the generation of design-verification vectors.
In the approach taken, the designer describes the operations to be performed on the ASIC during design-verification in an assembly language script file from which CADV generates the input stimulus for the simulation with the appropriate timing relationships. This paper details the tool's features, design, and usage. The features and capabilities supported by CADV are described in the next section. A description of the input script file format with example input and output files follows. The paper concludes with a discussion of the usage of the tool over the past eighteen months at Oak Ridge National Laboratory (ORNL) for the design-verification of several ASIC projects.
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Features and Capabilities
CADV supports several optional user-definable interfaces as illustrated in Figure 1 . These interfaces include both serial and parallel busses with their associated supporting control signals and timing specifications based on the 8051 family of microcontrollers [l] . The parallel port consists of a write enable (WRB), a read enable (RDB), an address latch enable (ALE), and an 8-bit multiplexed addressldata bus with bi-directional data capabilities (ADO-7) as well as up to eight additional high-order address bits (A8-15). The serial port consists of a serial output (TXD) and a serial input (RXD).
All timing relationships for both the serial and parallel port operations (including both read and write operations) are based on the minimum and maximum timing specifications for the 80C51BH [I] . In addition, up to thirty-two parallel control port bits (PO-31) can be defined by the designer for use as data and/or control signals to the ASIC. Up to ten asynchronous clocks (CKO-9) can be specified by the user to provide clocking to the ASIC during simulation. During the definition of the clocks, the designer specifies values for the high portion and low portion of each clock independently. As a result, the designer can create multi-phased and/or non-overlapping clock signals.
Once the interfaces have been specified, the designer describes the desired operations and their order to be performed on each interface in a simple assembly language format. In the case of the serial and parallel busses, read and write operations are specified along with the desired address and data using hexadecimal values. The bits of the parallel control port can be written in groups (using hexadecimal values) with optional masking capabilities (also using hexadecimal values), or control port bits may be written individually (using binary values). The parallel control port bits can also be written with random data patterns or walking data patterns (walking a logic one through a field of logic zeros or walking a logic zero through a field of logic ones). In addition, the asynchronous clocks can be individually enabled or disabled at any time in the input stimuli. 
Input Script File
The input to CADV is an ASCII file which provides a series of assembly language instructions. The file is composed of two sections: 1) a definition section followed by 2) the vector generation instructions. Comments can be added in the input script file for readability to assist designers in documenting the intent of the design-verification vector set being generated. Comment statements begin with '# and end with ';' and are separated from the comment text by any white space (which includes one or more spaces, tabs, or new lines). Comment statements can be added anywhere in the file except within a command or definition statement. The format and syntax of the two sections and the various statements for the input script file are described in the following subsections. Note that syntactically correct comment statements have been included here to describe each statement format.
Definition Section: The definition section allows the designer to define the vector file to be generated in terms of the various interfaces and output formats supported by the CADV tool (e.g., seriaVparallel busses, number of bits in busses, clock periods). The beginning of the definition section of the script file is denoted by the def keyword and the end of the definition section is denoted by the endef keyword. Between these two keywords, the following definition statements can be included (with their associated arguments and statement format) while the absence of any specific statement indicates that the given interface or feature will not be used and will not be included in the output file: hadd dec-nom # definition statement indicating use of the parallel bus high-order address bits with the decimal number indicating how many of the eight high-order address bits will be used ; # definition statement indicating how many of the thirty-two bits of the control port will be used with the decimal number indicating the number of the bits used ; # definition statement changing the name of control port bit 'P# to the name specified by the argument -unspecified control port bits are named 'P#' with numbering from 0 and up to the number of bits specified in the port definition which must come before this statement ; cks dec-num lo-time-clk-n-1
hjtime-clk-n-1
. . .
lo-time-clk-0
hjtime-clk-0 # definition statement indicating that there will be asynchronous clocks (the number of clocks is specified by the decimal number) followed by the number of nanoseconds for the low and high portions, respectively, of each clock in order from clock n-1 to clock 0 ; # definition statement changing the name of clock 'CLK# to the name specified by The second section of the input script file begins after the endef keyword and contains the vector generation instructions. The order of the instructions in the input script file represents the sequence of vectors to be generated for design-verification, and, as a result, instructions may be repeated as needed. Some instructions may not be included in the file if those features or capabilities are not being used. For example, if the serial bus were not specified in the definition section, no serial read or write instructions should occur in the script file. The following list summarizes the format (again with descriptive and syntactically correct comment statements) for each currently supported vector generation instruction: sr sw hex-data r hex-address w hex-address hex-data # write operation for serial bus where The CADV output file for the example input script file the data is given in hexadecimal values ;
in Figure 2 is illustrated in Figure 3 where the output # parallel bus read operation to file was obtained directly from the input file and is address specified by hexadecimal value ; written in the IRSIM format. As can be seen from the # parallel bus write two figures, the amount of information that must be operations to the specified address with the specified by the designer is considerably reduced, specified data, respectively, where both address particularly when one excludes the comments in the and data are given in hexadecimal values ; input script file. cknumber enable-# the clock specified 'by the decimal number is activated at this point if enable = 1 is deactivated if enable = 0 ; pp hex-data # the control port will be set to the values specified by the hexadecimal value ; pm hex-data hex-mask # the control port will be set to the value specified by the hexadecimal data only for those bits specified by a 0 in the hexadecimal mask ; # the bit of the control port specified by the decimal number will be set to the specified value which can include undefined values ; # the control port will be set to a random value only for those bits specified by a 0 in the associated hexadecimal mask ; # this statement creates a series of vectors which walk a logic 0 through a field of logic 1s for those bits specified by a 0 in the hexadecimal mask with a delay specified by the subsequent decimal number inserted between each walking pattern ; # same as above but walks a logic 1 through a field of logic Os for each bit specified by the hexadecimal mask while the decimal delay is inserted between each walking pattern ;
# creates a delay in the vector set which will apply the current vector for the number of nanoseconds specified by decimal number ; pnumber value pr hex-mask pwOl hex-mask dec-num pwl0 hex-mask dec-num d dec-num def # starts the definition part of the script ; pbus #the parallel bus will be used ; port 6 # 6 of the 32 control port bits will be used ; cks 2 500 700 425 175 # 2 clocks w/ duty cycles ; endef # indicates the end of the definition ; pp 30 # set parallel control port wl data in hex ; ckl 1 # clock1 is activated at this point in time ; ckO 1 # clock0 is being activated here ; facilitate testing the fabricated ASIC with the original design-verification vectors. The final output format is a rather generic format which can be used for logic simulation without timing information.
Alaorithm Desian and Operation
The basic approach of the CAD tool is to assemble the vector generation instructions in the order they are encountered in the input script file and to write the appropriate vector or sequence of vectors into the output file. Timing information is associated with the serial and parallel bus operations by virtue of the timing specifications given in [ I ] while timing information is associated with the delay and walking pattern operations as a result of the timing specification by the designer in the vector generation instructions. As a result, the port operations can be used in conjunction with the delay function to produce any waveform or set of waveforms desired by the designer.
Generation of the asynchronous clocks posed the major challenge in constructing CADV. This was overcome by incorporating the algorithm given in Figure 4 to check for the minimum time to the next clock transition (called mfime in Figure 4) prior to writing each generated vector to the output file. Each vector to be generated is assigned an application time (called afime in Figure 4 ) based on its associated timing relationship (in the case of a bus operation) or specified timing relationship (in the case of delay or walking pattern operation). 
Usaae
During the past eighteen months, the CAD tool has been successfully used at ORNL for two completed ASlCs and is currently being used for a third ASIC. The multi-channel scalar chip (MCSC) [2] simulations required parallel bus operations, control port pins, and two asynchronous clocks. The robot arm obstacle avoidance chip (RC) [3] simulations required serial bus operations and control port pins. Use of CADV for both of these projects greatly reduced the time necessary to generate the stimulus vectors due to the complex nature and timing associated with emulating the micro-controller serial or parallel port. Designers using CADV estimated that the design-verification vector generation effort was reduced by about 80% when compared to manually generating the vectors with an ASCII text editor. In addition, the manual generation approach typically requires several iterations to obtain a valid set of design-verification vectors while the number of these iterations is significantly reduced (if not eliminated) due to the ease and straightfoward generation of the input script file. As a result, CADV has also been used for verifying the design of at least ten functional blocks comprising portions of other ASlCs designed at ORNL. Examples of some of these blocks include a variable frequency digital oscillator (FDO) and a 1 O-bit Wilkinson ADC (WADC) including a fast 10-bit gray counter. The amount of information in terms of the number of ASCII characters and lines typed by the designer is easily reduced by as much as several orders of magnitude as illustrated in Table I for the four projects mentioned above. 
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